Microprocessing and Microprogramming 36 (1993) 279
North-Holland

Author index to volume 36

Alonso, J., *see* Panetsos, F. 127–139
Atiquzzaman, M., Performance modeling of multiprocessor systems for different data loading schemes 167–178

Barja, E., *see* Panetsos, F. 127–139

Chaudhry, G.M., On the bandwidth of asynchronous multiprocessors 1– 7

De Gloria, A., P. Faraboschi and M. Olivieri, Delay insensitive micro-pipelined combinational logic 225–241
Donnelly, T., *see* Troup, T.P. 43– 48

Faraboschi. P., *see* De Gloria, A. 225–241

Gilbert, M.S. and R. Sridhar, AMEC — Asynchronous Microprogram Execution Controller 9– 25
Gong, J., B.M. Kim, H. Yoon, H.k. Lee and S.-Y. Hwang, An improved algorithm for protocol validation by extended circular exploration 179–194
González, A.M., A survey of branch techniques in pipelined processors 243–257

Hassapis, G., Highlevel Petri net modelling and analysis of VME-based multiprocessors 195–204
Huynh, K., T. Khoshgoftaar and G. Marazas, A high-level performance analysis of the IBM subsystem control block (SCB) architecture 109–125

Isasi, P., *see* Panetsos, F. 127–139

Khoshgoftaar, T., *see* Huynh, K. 109–125
Kim, B.M., *see* Gong, J. 179–194

Lee, H.k., *see* Gong, J. 179–194

MacLeod, R., *see* Nikolopoulos, S.D. 71– 81
Majumdar, A.K., *see* Majumdar, B. 55– 69
Majumdar, B., N. Sankarayya and A.K. Majumdar, An ASIC design for edge detection in real time 55– 69
Mapps, D.J., *see* Troup, T.P. 43– 48
Marazas, G., *see* Huynh, K. 109–125
Murthy, C.S.R., *see* Selvakumar, S. 83– 92
Murthy, C.S.R., K.N.B. Murthy and A. Sreenivas, Scheduling of precedence-constrained parallel program tasks on multiprocessors 93–104
Murthy, K.N.B., *see* Murthy, C.S.R. 93–104

Nikolopoulos, S.D. and R. MacLeod, An experimental analysis of event set algorithms for discrete event simulation 71– 81

Olivieri, M., *see* De Gloria, A. 225–241
Olmedo, V., *see* Panetsos, F. 127–139
Oyang, Y.-J., Exploiting multi-way branches to boost superscalar processor performance 205–213

Panetsos, F., J. Alonso, E. Barja, P. Isasi and V. Olmedo, NSL: A language for neural network simulation 127–139
Parhami, B., Architectural tradeoffs in the design of VLSI-based associative memories 27– 41

Raytchev, R., Global representation of local time measurements in transputer networks 215–222

S.-Y. Hwang., *see* Gong, J. 179–194
Sankarayya, N., *see* Majumdar, B. 55– 69
Selvakumar, S. and C.S.R. Murthy, An efficient heuristic algorithm for mapping parallel programs onto multicomputers 83– 92
Sreenivas, A., *see* Murthy, C.S.R. 93–104
Sridhar, R., *see* Gilbert, M.S. 9– 25
Steven, F.L., *see* Steven, G.B. 259–278
Steven, G.B. and F.L. Steven, ALU design and processor branch architecture 259–278

Troup, T.P., T. Donnelly and D.J. Mapps, Adaptive data interleaving using a microprocessor controlled reconfigurable gate array 43– 48

van Wezenbeek, A.M. and W.J. Withagen, A survey of memory management 141–162

Withagen, W.J., *see* van Wazenbeek, A.M. 141–162

Yoon, H., *see* Gong, J. 179–194

Microprocessing and Microprogramming 36 (1993) 281–282
North-Holland

Subject index to volume 36

Adaptive 43
Algorithms 27
ALU 259
Array processors 27
ASIC design 55
Asynchronous computer 9
Asynchronous systems 9, 225

Bandwidth 1
Branch architecture 259
Branch instructions 243

CFSM 179
Channel 43
Circular exploration 179
Command chaining 109
Complexity of parallel computations 27
Computer architecture 243
Computer performance 195
Content-addressable memories 27
Control dependence 205
Crossbar interconnection 1

Data chaining 109
Data loading 167
Data structures 71
Delay insensitive circuits 225
Discrete simulation 71

Edge detection 55
ERA 43
Event set algorithms 71

Gradient operators 55

Heuristics 83, 93

Image processing 55
Instruction dependencies 243
Instruction scheduling 205
Instruction-level parallelism 205
Intelligent adapter 109
Interleaving 43

Linear array multiprocessor 167
Locate Mode 109

Mapping 83
Markov chains 1
Memory interleaving 1
Memory management 141
Micro Channel 109
Micro-pipelines 225
Micro-processor design 225
Microprogrammable controller 9
Microsequencer 9
Mincut bipartitioning 83
Monitoring 215
Move Mode 109
Multi-way branch 205
Multicomputers 83
Multiprocessor systems 1, 167
Multiprocessors 93, 195

Neural networks 127

Parallel computing 127
Performance modeling 167
Petri nets 195
Pipelined processors 243
Pipelining 27
Poisson process 1
Program graphs 83
Protection scheme 141
Protocol validation 179

Reachability graph 179
Real-time systems 195
Reconfigurable 43
Relational unit 259
Replacement policy 141
Research Queueing Package (RESQ) 109

Scheduling 93
Search processors 27
Self-timed systems 225
SIMD concurrency 27
Simulated annealing 83
Simulation 127

State explosion 179
Storage 43
Subsystem Control Block (SCB) architecture 109
Superscalar microprocessor 205
Superscalar 259
Systolic systems 27

Task graph 93
Time flow mechanisms 71
Timing 215
Transputer network 215

VLSI architecture 55
VLSI-based design 27
VLSI design 225
VMEbus architecture 195
Virtual memory 141